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Processing in Memory (PIM) is a computing paradigm that promises enormous gain in processing 
speed by eradicating latencies in the typical von Neumann architecture. It has gained popularity owing to 
its throughput by embedding storage and computation of data in a single unit. We portray implementation 
of Akers array architecture endowed with PIM computation using Quantum-dot Cellular Automata (QCA). 
We present the proof of concept of PIM with its realization in the QCA designer paradigm. We illustrate 
implementation of Ex-OR gate with the help of QCA based Akers Array and put forth many interesting po-
tential possibilities.  
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1. INRODUCTION 
 
Disparity posed by the processing time by the pro-
cessor versus data access speed is a bottleneck of the 
von Neumann architecture which has apparent more in 
the recent backdrop of increasing requirement of com-
puting power. Researchers are striving hard to address 
this bottleneck using various methods such as induction 
of cache memory, implementation of branch predictor 
algorithms, realization of morphware and configware 
[1]. In recent years, Processing in Memory (PIM) archi-
tecture has gained popularity in the wake of increasing-
ly complex application domains such as big data analyt-
ics, machine learning, soft computing and other emerg-
ing computing paradigms [2-3]. As against the require-
ment of two separate units for processing and storing of 
the data in the conventional von Neumann architecture, 
PIM architecture accomplishes the same only with one 
integrated unit. Therefore PIM emerges as the winner 
in terms of speed, feature size and power consumption. 
Scholarly literature reveals various methods to imple-
ment the PIM architecture [4-7]. In this paper we pre-
sent implementation of PIM using combination of Quan-
tum Dot Cellular Automata (QCA) and Akers array.  
The Akers rectangular logic arrays, first proposed in 
1972 by S. B. Akers [8] has a great developmental histo-
ry. However the same has been less traversed for the 
purpose of PIM computation. This kind of architecture 
has enormous potential with the implementation possi-
bilities through nanotechnology which can be referred to 
as ‘nanoscale PIM’. The obvious advantages such as 
reduction in feature size leads to augmenting the com-
puting speed as well as significant reduction the power 
consumption. In this regards, QCA is a promising and 
reliable technique as described by so many papers as 
the future electronics [9-11]. Since the Akers array is 
known for its PIM capabilities, we have integrated the 
same with QCA so as to synergize their wherewithal for 
improving the computing metrics. Realization of the 
same is depicted in this paper in a software environ-
ment of QCA designer suite.  
Rest of the paper is organized as follows, after gen-
eral introduction; second section proposes the QCA 
Akers logic array. This is followed by evaluation of 
primitive logic cell and utilizing the same for forming an 
Ex-OR gate. Throughout the paper simulation results 
are presented. At the end, conclusion and future work is 
reported. 
 
2. BACKGROUND DETAILS 
 
This section explains basic background related to 
QCA and Akers logic array. This is followed by the 
details of cell structure and functional operation. 
 
2.1 Quantum Dot Cellular Automata 
 
QCA is a cellular automata of square cells, where 
each cell consist of four quantum dots and two electrons 
localized in it. Quantum dots are placed at the corners 
of QCA cell. The electrons are free to tunnel between 
two adjacent quantum dots. But due to the electrostatic 
(van der Waals' force) repulsion force, electrons will get 
localized in diagonal quantum dots. So, there will be 
only two probabilities of electrons position in QCA cell. 
First diagonal position is considered as ‘0’ and second 
diagonal position is considered as ‘1’ as shown in fig. 1 
(a). Depending on these considerations different cir-
cuits can be designed using QCA. These kinds of cir-
cuits are depending on the interaction between bi-
stable QCA cells.  
The reliability of the QCA system is depends upon 
clocking and each QCA system is depends upon four 
clocks, viz. clock 0, clock 1, clock 2 and clock 3 as shown 
in Fig. 1(b). Every clock has four phases i.e. switch 
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phase, hold phase, release phase and relax phase. When 
clock ‘0’ will be in switch phase, clock ‘1’ will be in hold 
phase, clock ‘2’ in release phase and clock ‘3’ in relax 
phase. In switch and release phase electrons are al-
lowed to tunnel between adjacent quantum dots and 
attend maximum stable place. In hold phase electrons 
are not allowed to tunnel. They are strictly localized and 
adjacent cell doesn’t get affected by neighboring cells. In 
relax phase, there are no electrons in any quantum dots, 
hence this kind of clocking makes QCA a strong candi-
date for future electronics.  
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Fig. 1 – (a) QCA cell structure. It consists of four quantum 
dots and two electrons. The output depends upon the diagonal 
position of electrons. (b) Clocks in QCA and its four phases 
 
2.2 Akers Logic Array 
 
Akers logic array is proposed by famous mathemati-
cian S.B. Akers in 1972. It is two dimensional logic 
array based on rectangular grids. Every logic cell in the 
original design has three inputs and its output exhibits 
following function: [8] 
  
  ,  ,   F X Y Z X YZ   (1) 
 
In his famous publication, Akers had given four al-
ternative equations which can be used for In-memory 
computation. From that four equations, we are using 
above eq. (1) for proposed architecture. The primitive 
cells of Akers logic array consist of three inputs ‘X’, ‘Y’ 
and ‘Z’ and depending upon these inputs it provide out-
put ‘F’. This output acts as an input for neighbor cells as 
illustrated in Fig. 2(a). Fig. 2(b) represents typical 3  3 
Akers logic array.  
 
‘1’
‘1’
‘1’
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F(X, Y, Z)
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Fig. 2 – Akers array (a) A logic cell with three inputs X, Y, 
and Z and two identical outputs (b) Akers 3  3 array struc-
ture 
 
Here ‘X’ and ‘Y’ are fixed inputs and ‘Z’ is controlled 
input i.e. the output of each cell is completely depends 
upon ‘Z’. The ‘Z’ input is virtual input and it stores its 
value in every cell. This indicate that, every cell stores 
a single bit of memory and each cells output act as 
input for neighboring cells. The execution of Boolean 
function is performed by arranging the cells in a specif-
ic manner. We have final output at a lower rightmost 
cell of an array. We propose to use the input variable ‘Z’ 
of Akers logic array to store the internal state of a mod-
ified QCA Akkers cell. In this regards the inputs of the 
executed Boolean function are treated as the stored 
data in QCA cell. This facilitates the modified QCA 
Akers logic array to multiplex the functions viz. pro-
cessing and storing the data. Using this functionality in 
the form of primitive, implementation of PIM is possi-
ble as depicted in the remainder of the paper. We fur-
ther elaborate the structure and operations of logic 
cells in the following section. 
 
3. EVALUATION OF PRIMITIVE LOGIC CELL  
 
The basis of the proposed logic cell functionality is 
the eq. (1). The primitive logic cell circuit structure is 
shown in Fig. 3 (a). We have simulated the output of the 
above said logic structure using QCA Designer suite 
which is an freeware developed with the research effort 
by the Walus Group at the University of British Colum-
bia for creating, designing and simulating designs based 
on Quantum Dot Cellular Automata (QCA) [12]. The 
digital simulation engine, one of the modules of the suite 
simulates the cells on the basis of null, logic 1 and logic 0 
along with the appropriate clock stimulus, the system 
iterates till the convergence in terms of stable state is 
reached [13]. The design is simulated as bi-stable simu-
lation with the parameters set as default in the simula-
tion suite. The simulation outcome is shown in Fig. 3 (b). 
The inputs of cell ‘X’ and ‘Y’ are given as fixed input i.e. 
zero and one respectively. The control input ‘Z’ is used 
for storing the logical state of QCA cell i.e. Qz. By using 
these control inputs the desired output from the Akers 
logic cell is derived. The designed circuit of primitive 
logic cell satisfies the output of Akers logic cell previous-
ly described in eq. 1.  
 
(a) (b)
 
 
Fig. 3 – Logic cell. (a) Proposed primitive logic cell using QCA. 
(b) Its simulation results which gives output of eq. (1) 
 
After establishing the functioning of the primitive 
logic cell and its confirmation through simulation we 
could implement basic logic gates by using the primitive 
logic cell. Since the logic gates can be used to form the 
complex logic systems, the intent is to evaluate their 
functionality. We exemplify here implementation of Ex-
OR gate owing to its hybrid nature.   
 
4. IMPLEMENTATION DETAILS OF PIM AR-
CHITECTURE 
 
In order to evaluate modified QCA Akers logic ar-
ray, we consider Ex-OR gate as a representative candi-
date. The two input Ex-OR gate using QCA Akers logic 
array is shown in Fig. 4. This Ex-OR gate structure is 
same as original Akers arrays Ex-OR gate but differ-
  a   b 
  a   b 
  a   
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ence lies in the basic cell structure. One of the major 
drawbacks of the conventional Akers logic Ex-OR gate 
is that, the number of unit cells increases exponentially 
with the increase in the inputs [14]. As against the 
usage of primitive logic cell implemented herein results 
in considerably miniature size of QCA cells and there-
fore serves as the most apt choice for the next genera-
tion computing architecture. 
Two input QCA Akers logic Ex-OR gate consists of 
four Akers cells, as shown in Fig. 4(a). Two QCA cells 
circuits are connected in parallel manner as shown in 
Fig. 4 (b). The QCA Akers two input Ex-OR gate thus 
formed, was simulated in QCA Designer suite. The 
simulation parameters are given in Table 1. Fixed in-
puts as per the Akers logic have been provided as 
shown in Fig. 4(b), while various combinations were 
instantiated at ‘A’ and ‘B’. The electrostatic QCA does 
not store data itself hence we have provided an exter-
nal memory block for each input [15-16]. This is a 
square memory block which consists of two clocks and 
the difference between the input and output cell also 
have two clocks. So, even if we change the signal, earli-
er input will be stored within memory block for two 
more clocks. Therefore, the signal can be stored in the-
se blocks for longer time. In this kind of structure, an 
input will go for computation in main circuit and at 
same time that input will be get stored in the memory 
block. 
 
Memory 
Block
(a) (b) (b)(a)
 
 
Fig. 4 – Two input Ex-OR gate. (a) Original Akers two input Ex-OR gate. (b) QCA Akers two input Ex-OR gate 
 
Table 1 – Simulation parameters set in the QCA designer 
suite 
 
Parameters Values 
Temperature 1 K 
Relaxation Time 1.000000e-015 s 
Time step 1.000000e-015 s 
Clock High 9.800000e-022 J 
Clock low 3.800000e-023 J 
Clock Shift 0.000000e+000 
Clock Amplitude 
factor 
2.000000 
Radius of effect 80.000000 nm 
Relative permittivity 12.900000 
Layer separation 11.500000 nm 
Convergence Toler-
ance 
0.001000 
Number of samples  128000 
Maximum Integra-
tions per sample 
100 
Parameters Values 
Temperature 1 K 
 
Simulation output is shown in Fig. 5 confirms the 
Ex-OR behavior. Thus the QCA based Akers logic array 
exhibits Ex-OR logic functions. Moreover the control 
signal of QCA multiplexes the logic functionality along 
with the memory operation. Thus this implementation 
serves as one of the fundamental building blocks for the 
PIM architecture. 
 
 
Fig. 5 – Simulation results of QCA Akers two input XOR gate 
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The power consumption of proposed architecture is 
much less than the conventional CMOS circuits. The 
power analyses of XOR gate at different kink energy 
(Ek) values are shown in Fig. 6. The different cells con-
suming different energy and these power dissipation 
values are very less compared to the conventional XOR 
gate [17]. QCA cells behavior is highly depend on the 
temperature and kink energy. The kink energy is rela-  
 
ted to the surface science. As per the Terrace ledge 
kink model, the energy required to remove an atom 
from the surface depends on the number of bonds to 
other surface atoms which must be broken. The polari-
zation result of proposed architecture is shown in 
Fig. 7. This polarization helps the circuit to keep signal 
strength strong. Whenever the clock changes, the polar-
ization also changes and it keeps signal strong. 
(a) (b)
(c)
 
 
Fig. 6 – Power dissipation analysis of QCA Akers XOR gate (a) At Ek 0.5 meV (b) At Ek 1.0 meV (c) At Ek 1.5 meV 
 
 
 
Fig. 7 – Polarization analysis of QCA Akers XOR gate 
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5. CONCLUSION AND FUTURE WORK 
 
The PIM architecture is implemented (for first 
time) by utilizing the computational power of QCA and 
Akers logic array. We proposed to multiplex this array 
as a memory and also for performing various Boolean 
operations. This unique attribute makes it a competi-
tive candidate useful for the PIM computing applica-
tions. The Ex-OR gate realization was converged at 
much less complexity with 184 cells, 19 clock zones and 
with a footprint of 0.23 m2 which is significantly 
smaller than its CMOS counterpart [17]. Table 2 com-
pares the power dissipation at different value of the 
kink energy. The kink energy is directly associated 
with the energy cost of the cells. The power dissipation 
is way smaller than the conventional CMOS counter-
part in which it is of the order of few mWs. Thus the 
combination of QCA and Akers array provides many 
additional benefits over the conventional CMOS design. 
Moreover their synergic integration leads to the design 
with reduction in the power consumption and feature 
size, with improvement in the speed. We are in a pro-
cess of extending the design to form a reconfigurable 
microprocessor.
 
Table 2 – Energy analysis of XOR gate 
 
Parameters Ek  0.5 (meV) Ek  1.0 (meV) Ek  1.5 (meV) 
Max Kink Energy 0.00148 meV 0.00148 meV 0.00148 meV 
Max Energy dissipation of circuit 0.75863 meV 0.84063 meV 0.96062 meV 
Max Energy dissipation vector 03 03 03 
Average Energy dissipation of circuit 0.41697meV 0.55105 meV 0.71821 meV 
Max Energy dissipation among all cells 0.00740 meV 0.00729 meV 0.00736 meV 
Max Energy dissipation vector 13 21 21 
Min Energy dissipation of circuit 0.09050 meV 0.27342 meV 0.48326 meV 
Min Energy dissipation vector 11 11 11 
Average Leakage Energy dissipation 0.09114 meV 0.27342 meV 0.48566 meV 
Average Switching Energy Dissipation 0.32583 meV 0.27763 meV 0.23255 meV 
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